- load-store architecture
- архитектура с операциями "загрузка-сохранение" - см. RISC
Англо-русский толковый словарь терминов и сокращений по ВТ, Интернету и программированию. . 1998-2007.
load-store architecture
Смотреть что такое "load-store architecture" в других словарях:
Architecture (informatique) — Pour les articles homonymes, voir Architecture (homonymie). Diagramme d architecture En informatique, architecture désigne la structure générale inhérente à un système informati … Wikipédia en Français
ARM architecture — This article is about a computer processor architecture. For other uses, see ARM (disambiguation). Logo ARM Designer ARM Holdings Bits … Wikipedia
Power Architecture — is a broad term to describe similar instruction sets for RISC microprocessors developed and manufactured by such companies as IBM, Freescale, AMCC, Tundra and P.A. Semi. The governing body is Power.org, comprising over 40 companies and… … Wikipedia
Load balancing (computing) — Load balancing is a computer networking methodology to distribute workload across multiple computers or a computer cluster, network links, central processing units, disk drives, or other resources, to achieve optimal resource utilization,… … Wikipedia
Architecture and Civil Engineering — ▪ 2009 Introduction Architecture For Notable Civil Engineering Projects in work or completed in 2008, see Table (Notable Civil Engineering Projects (in work or completed, 2008)). Beijing was the centre of the world of architecture… … Universalium
architecture — /ahr ki tek cheuhr/, n. 1. the profession of designing buildings, open areas, communities, and other artificial constructions and environments, usually with some regard to aesthetic effect. Architecture often includes design or selection of… … Universalium
MIPS architecture — MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a RISC microprocessor architecture developed by MIPS Technologies. As of|1999|alt=By the late 1990s it was estimated that one in three RISC chips produced were … Wikipedia
Transport triggered architecture — The transport triggered architecture (TTA) is an application specific instruction set processor ( ASIP ) architecture template that allows easy customization of microprocessor designs. The basic idea of transport triggering is to allow programs… … Wikipedia
Enhanced Intel Core Architecture — Intel Core Architecture Intel Core Architecture est le nom d une microarchitecture x86 de processeurs Intel, évolution de l architecture des processeurs Intel Core. « Core » est en anglais un nom commun signifiant « noyau » ou … Wikipédia en Français
Intel Core Architecture — est le nom d une microarchitecture x86 de processeurs Intel, évolution de l architecture des processeurs Intel Core. « Core » est en anglais un nom commun signifiant « noyau » ou « cœur », et désignant en… … Wikipédia en Français
Transport triggered architecture — (TTA) вариант архитектуры микропроцессоров, в которой программы непосредственно управляют внутренними соединениями (шинами) между блоками процессора (например, АЛУ, Регистровый файл). Вычисления являются побочным эффектом передачи данных… … Википедия
